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Absrmc$--Today, using the conventional technique to 
obtain the fast transient load response for the forward 
converter is not easy. Therefore, in order to overcome this 
problem, a forward converter with a complex 
programmable logic device (CPLD) technique added is 
presented herein along with a hysteresis voltage-controlled 
pulse width modulation (PWM) scheme and the maximum 
current limiting, without any analogue-to-digital converters . 
(ADCs). Also, some protection functions are added to 
enhance the reliability of the proposed topology, thereby 
allowing this converter to be likely to approach to industrial 
products. The validity of the proposed topology is 
demonstrated via some experimental results compared with 
those created from the conventional topology. 
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I. ~NTRODUCTION 
Conventionally, the controller for the forward 
converter is almost based on the analogue circuit which 
tends to be affected significantly by temperature variation, 
noise interference, system propagation delay, etc, thus 
allowing the instability to tend to occur. In general, the 
cascade control technique has been widely adopted to 
control the forward converter. Hence, the overall 
bandwidth of such a converter is limited, below about 
1OkHz. Thus, the digital signal control technique [ l ]  has 
been presented. However, the digital signal processor 
(DSP) always comes along with the analogue to digital 
converter (ADC) that with high speed and accurate 
solution is expensive and hence limits the overall 
bandwidth of the forward converter to some extent. As a 
result, in this paper a complex programmable logic device 
(CPLD) based controller with the hysteresis 
voltage-controlled pulse width modulation (PWM) 
scheme and the maximum current limiting is presented 
without using any ADCs to realize the fast transient load 
response for the forward converter, along with some 
protection functions. 
Since the CPLD belongs to the hardware circuit, it 
has no problem in timing sequence needed by the DSP, 
thereby allowing many processes to go at the same time 
with the system propagation delay reduced as minimum 
as possible. This is a key point in a system with fast 
transient load response required. The very high-speed 
integrated circuit hardware description language (VHDL) 
is utilized herein to design the hardware in the CPLD. 
As generally acknowledged, there is poor utilization 
of the main transformer in the traditional forward 
converter when energy is being transferred from the 
primary side to the secondary side only during the on 
period [2], and hence there are many topologies of 
resetting magnetization current which are developed to 
increase the transformer utilization rate [3][4]. The 
structure in [4] is taken herein due to its easiness of 
solving the values of the components required by the 
snubber circuit and due to its better cooperation with the 
CPLD. Moreover, the forward converter is normally used 
in the continuous current mode (CCM), where the low 
current ripple does not place a heavy duty on the filter 
capacitor. Nevertheless, in the CCM, the closed-loop 
response is poor and can be difficult to stabilize. 
Therefore, in this paper, in order to improve the transient 
load response of the fcirward converter, the operating 
mode from no load to full load is designed to vary from 
the discontinuous currenl. mode (DCM) to the CCM, and 
the overall design procedure for the proposed system 
begins from the definition of the current slew rate of the 
output inductor. Since in the DCM the switching 
frequency of the forwand converter using the hysteresis 
voltage-controlled PWM scheme is varied with the load, 
several skills are applied to the CPLD not only to make 
the frequency of the P'WM signal concentrated in the 
neighborhood of a certain value so as to render the output 
voltage ripple and noise filtered out conveniently over the 
whole range of loads, but also to upgrade the transient 
load response significantly. 
11. OVERALL SYSTEM DESCRIPTION AND 
PRINCIPLES OF OPERATION 
Fig. 1 shows the block diagram of the overall 
system of the proposed CPLD-based forward converter. 
The main power and its peripherals containing control 
and protection circuits are described below. 
A.  Main Power 
The main power circuit is based on the conventional 
forward converter with some modifications. Not only is 
there an inductance-capacitance LC snubber in the 
primary side of the main transformer MT to reset the flux 
as soon as the main switch MI is turned off, but also there 
is a synchronous rectifier M2 used to replace the diode so 
as to enhance the efficiency of the converter. Besides, 
because the source current from the CPLD is not 
sufficient to drive the MOSFET, one MOSFET drive MD 
is added to upgrade the CPLD's capability of current 
sourcing. The remainder of the main power contains the 
freewheeling diode Do, the output inductor Lo, and the 
output capacitor Co. 
B. Under-voltage Lockout Circuit 
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The under-voltage lockout (UVLO) circuit is utilized 
to start this converter on the condition that the input 
voltage rises to some value, so as to avoid undesired 
destruction of components and error action of the system. 
C. Maximzrm Ctm-ent Limiting Circuit 
The maximum current limiting (MCL) circuit is used 
to protect the converter from being damaged during an 
over-current fault condition and enables the converter to 
restart as the fault is removed. 
Fig. I .  Block diagram of thc ovcrall systcm of thc proposcd 
CPLD-bascd forward convcrtcr. 
D. Primary Voltage Regulator and Seconday 
Power Sipply Startup Circuit 
The primary voltage regulator comprised of the 
LM7805 5V positive power regulator is used as the 
primary power supply feeding the components in the 
primary side of the MT. As to the secondary power supply 
startup circuit, it is employed not only to power the 
components in the secondary side of the MT, but also to 
tell the CPLD whether the secondary power supply 
startup circuit is ready or not, so as to avoid sending error 
signals to the CPLD. 
E. Voltage Sensing Circuit and H,vsteresis 
Voltage-controlled P WM Scheme 
In order to obtain the fast transient load response of 
the proposed CPLD-based forward converter, the 
hysteresis voltage-controlled PWM scheme is taken 
herein, as in Fig. 1. For the convenience of derivation and 
design, assuming that the converter operates in the CCM 
without considering the overdrive of the comparator and 
the propagation delay of the system, the calculated 
hesteresis band h, and then some observations are made 
as follows, according to Fig. 2. 
Principles o f  operation: 
AVo = VcO i- VEsL + VEsR 
di,, . (1) -. f,? iL,dt + ESL . - + ESR , i,, fbr t ,  < t I t? 
dt 
From Fig. 2 and (l) ,  
AVolJp = ESR . dl + ESL . J, . dl / [D' . (1 - D')] . ( 2 )  
Assuming ESR >> ESL.f,  / [D' . ( l -D')] ,  
AVoj,!, = ESR ' AI . (3) 
A 
Also, h, =k,  .AVopjJ .
And, AI =D'.Vo /(Lo . f T ) .  
Thus, h, =k;ESR.D'.V, / ( L o .  f,). 
where D' = tqff / T, . 
(4) 
(5) 
(6) 
(7) 
(8) f, = 1 / T, = 1 I ( t , ,  + t,],, ) . 
Lo : output inductor 
C, : output capacitor 
ESL : equivalent series inductance of the CO 
ESR : equivalent series resistance of the C, 
AV, : output voltage ripple 
Vco : part of the AV, created from the C, 
VESL : part of the AV, created from the ESL 
VEs, : part of the AV, created from the ESR 
i,, : AC current flowing through the Lo 
D'  : complement of the duty cycle D 
k, : voltage sensing factor 
f, : switching frequency 
h, : calculated hysteresis band 
A I : 
T, : switching period 
to, : 
to, : 
peaklto-peak current of the i,, 
turn-on interval of the T, 
turn-off interval of the T, 
Ohsewations: 
If the operating condition is transferred from the 
CCM to the DCM, the corresponding D' is obviously 
reduced, and after the demagnetizing of the Lo, the output 
voltage is free running down because only the energy 
stored in the CO is released to the load, thereby causing 
the f, to be decreased. 
E Oscillator and CPLD 
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secondary power supply startup circuit, the MCL circuit 
and the hysteresis voltage-controlled PWM circuit, are all 
sent to the CPLD to involve generating the required 
PWM signal to drive the MI. Besides, there are three 
skills applied to the CPLD, to be discussed later. 
111. CIRCUIT DESIGN CONSIDERATION 
The specifications of the proposed forward 
converter are given as follows. 
DC input voltage: V, = 12 V 
lnput voltage ripple at full load: AV[ I500  mV 
Tum ratio of the main transformer: N, = ns / n p  = 5 / 6 
DC output voltage: V, = 5 V 
Rated DC output current: I, rated = 10 A 
Current slew rate of the L,o: SR = di,, / dtlt,, = 2 A/ps 
Switching frequency at full load: f, = 200 kHz 
Output voltage ripple: AVo I 100 mV 
Operating condition at full load: CCM 
Efficiency at full load: q 2 85 % 
A .  Main Power 
- 
As shown in Fig. I ,  the procedure for the overall 
circuit design begins from the point of view of the current 
slew rate of the output inductor Lo. Then, the value of the 
Lo can be calculated to be 2.5 pH according to (9). 
Fig. 2. Dctails of the output voltagc ripplc Avo . Lo = ( V I .  N ,  - Vo) / SR. (9) 
Therefore, the HK-Rh41:36-15AlRA inductor is chosen 
for the Lo. 
Since the converter operates in the CCM at full load, 
the D can be calculated to be 0.5 using (5) and hence the 
peak-to-peak value of the i,, is about 5 A using (12). 
D = Vo I (VI . N , w ) .  (10) 
Also, D ' = I - D .  (11) 
Combining ( 5 )  and ( I  l), dl = (I - 0). Vo / (Lo .f,). (12) 
Based on this mentioned above, it is obvious that this 
converter operates from the DCM to the CCM if the load 
is varied from no load to full load. 
If the AV,, represents the peak-to-peak value of the 
V, in the CCM, as illustrated in the first term of (I) ,  
then it can be expressed as following. 
Fig. 3. Dctailcd dcscription of thc ovcrall systcm of the proposcd A Vco = (dl 7'') / ( 8 .  C O )  . (13) 
CPLD-bascd foward convcrtcr. 
If AV, I AVopp / 10, where AVopp is shown in (3), 
then ESR.Co 2 1.25.T,, (14) 
The oscillator is utilized to provide the clock, CLK, to the 
CPLD. The purpose of the CPLD is to execute the logic 
digital signals, created from the UVLO circuit, the 
operation. Based on the mention above, the resulting Taking into account the values of both the c, and the 
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ESR, two T5 IOX477006AS solid tantalum capacitors, 
paralleled to reduce the ESR, are chosen herein for the CO. 
Therefore, the values of the CO and the ESR are about 
940 pF and 12.5 mR respectively, corresponding to 
(14). In theory, the AVopp can be approximately 
calculated to be 62.5 mV according to (3). Nevertheless, 
in practice, the actual AVOpp is larger than such a 
theoretical value in consideration of the system 
propagation delay under the condition that the 
voltage-controlled PWM scheme is applied. 
As for the M, and MZ, PSMN005-55P MOSFETs 
are chosen herein. Since the CPLD's capability of current 
sourcing is not sufficient, one MIC4467 MOSFET drive 
is chosen for the MD to improve this. Then, according to 
the typical input charge Q, characteristics of the 
MOSFET and the peak current i,, of the MOSFET 
drive, the estimated switching interval At can be 
calculated to be 120 ns based on (1 5). 
At = (2 .Q,)  / i,, . (15) 
Then, the value of the At is about one twentieth times 
of the tum-on interval of the switching period T, in the 
CCM, that is, the At negligibly affects the turn-on 
performance of the MOSFET. 
As to the LC snubber circuit depicted in Fig. 3, two 
diodes DI and D2 are utilized to reset the flux and to 
discharge the energy stored in the capacitor CS 
respectively. Before calculating the values of the 
snubber's parameters, the magnetization inductance L,, of 
the main transformer MT is approximately measured to 
be about 1 10 p H  at full load. Then, the resonance 
period T in tenns of the L,, and C5 can be obtained as 
follows. 
t=2.7r .JL , ,1 .Cs .  (16) 
As the main switch MI is tumed off, the energy stored in 
the magnetization inductance L, is passed to the CS 
during the period tp which is one fourth times of the 
period T .  
r p  =rI4=0.5.K.JL,;Cs . (17) 
Without considering the leakage inductance of the MT, 
and with taking into account of the fundamental 
component of the switching frequency E, because the 
amplitude of the other frequencies contributed to the I, 
is attenuated by a factor of n' where n=2m+l, m=l, 2, 
3.. ., the fundamental magnetization peak current i, can 
be approximately calculated to be 0.09 A based on (18). 
i, = VI  / ( 2 . n .  f ,  . L l n ) .  
If the maximum voltage across the CS, V,, , is set to 
about two times of the DC input voltage VI, then the D, 
has the capability of enduring the reverse voltage which is 
about two times of the VI, and hence an MJ3R0540 
Schoktty diode is chosen for the DI .  As to the D z ,  it 
endures only the reverse voltage of the VI, and thus an 
MBR0520L Schoktty diode is selected. Also, based on the 
results above, the value of the Cs can be obtained to be 15 
nF based on (1 9). 
c, = (Ltn . i 3 / ( 2 .  V,)? . 
Since the value of the Cs is varied with the frequency, it is 
adjusted up to 4.4 nF to get cc, = 2V1. So, T,, = 1.1 ps . 
This value of the zp is obtained at full load, to be used 
later in participating in programming the CPLD. As for 
the LI ,  it functions as a current limiter when the energy 
stored in the Cs is released to the ground through the MI, 
or as a negligible component when the energy stored in 
the Cs is sent back to the DC link through the MT. 
Therefore, the value of the LI is set to about 12 p.H, one 
tenth times of the value of the Ll,. As to the Do, an 
STPS20L25 Schottky diode is chosen herein. Besides, the 
value of the CI is calculated to be 2350 pF based on (20) 
but is set to 3300 pF actually. 
c, =(2.V0 . I , ) / ( A V , " .  f ,  .)7). (20) 
B. Under-voltage Lockout and Maximzrm . 
Current Limiting Circuits 
As illustrated in Fig. 3, the voltage reference VREF for 
the under-voltage lockout and maximum current limiting 
circuits is set to 2.5 V, which is created by the TL431 
three-terminal shunt programmable regulator ZI with the 
resistor, R, = 5.1 k Q ,  used as a current limiter and the 
capacitor, C, = 1 pF , used as a filter. The information on 
the input voltage and the primary current ip is sent to two 
LM3 19 comparators, COMP, and COM2, whose pull-up 
resistors, R3 and &, are both set to 5.1 kQ and also 
employed to pull up the input ports of the CPLD to 5 V. 
As soon as the VI rises to 10 V with the voltage dividing 
resistors, RI and R2, set to 6 kR and 2 kR 
respectively, the COMP, sends a low level signal to tell 
the CPLD that power-on is ready. As for the maximum 
current limiting circuit, the tum ratio of the current 
transformer is set to ns/n , = 26 / 1 . Thus, the maximum 
current limiting value, IMAX, can be calculated to be about 
15 A using (21) and R, = 4.3 Q .  
(21) I,, = [(ns l n ,  ) . VR, 1 / R, . 
The moment the i p  reaches 15A, the COMP, passes a 
high level signal to the CPLD to pull down the PWM 
signal to the ground. Moreover, the IN4148 diode D3 is 
used to avoid destroying the COMPl due to an undesired 
negative spike noise. 
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C. Secondary Power Supply Startup Circuit 
As delineated in Fig. 3, the PC357N3T photocoupler 
PCO with the minimum current transfer rate, 
CTR.,, = 200 % , is cascaded with the NTE5OlOSM 
zener Z 3  which has the nominal voltage, Vz3 = 5.1 V . 
The resistor, R, = 499 C 2 ,  is used to create a proper 
current so as to generate a suitable voltage drop across the 
resistor, R, = 1 kR , which is also used as a pull-up 
resistor for the input port of the CPLD. As the voltage Vx 
is raised to the neighborhood of 7 V, the output voltage of 
the PCO, Vy, can be calculated to be 0.2 V using (22). 
V, =5-CTR,,N.[(V,y-VZ3 -VD) /Rg] .R7 .  (22) 
where the VD denotes the forward voltage drop across the 
diode in the PCO. Thus, this value gives the CPLD a low 
level signal to tell the CPLD that the secondary power 
supply startup circuit is OK. Furthermore, the 1N4148 
diode D6 is employed as a half rectifier, and the capacitor, 
C, = 22 pF , is utilized to fix the Vx to a stable DC value. 
D. Voltage sensing and Hysteresis 
Voltage-controlled P WM Circuits 
As described in Fig. 3, the voltage divider, used to 
send the output voltage information to the LM3 19 
comparators COMP3 and C O W 4 ,  is comprised of two 
resistors, RI6  = 1 kR and RI,  = 1  k R ,  which are also 
used as a dummy load. Therefore, the voltage sensing 
factor k, is obtained to be 0.5. By substituting the values 
of the associated components into (6), the calculated 
hysteresis band h, can be calculated to be about 3 1 mV. 
Also, the output reference voltage for the hysteresis 
voltage-controlled PWM circuits is set to 2.5 V, which is 
created by the TL43 1 three-terminal shunt programmable 
regulator Zz with the resistor, RI, = 2.7 kQ , used as a 
current limiter, and with the capacitor, C, = 22 pF , 
together with the RI ,, used as a soft starter. According to 
the 4, the resistors RI3 and RI4 are obtained to be 56 C2 
and 4.7 kQ , respectively. However, the actual hysteresis 
band h, is smaller than the h, due to the effect of the 
overdrive of the comparator. Consequently, the h, is 
obtained by fixing the value of the R14 and adjusting the 
value of the RI3 down so as to get the desired switching 
frequency, f, = 200 kHz , at full load. Eventually, the 
value of the RI3 is obtained to be about 20 fl and hence 
the ha is about 11 mV. Therefore, the resulting output 
information from the COMP3 and COMP4 is passed to the 
CPLD through the pulse transformers PT, and PT2 to 
involve partially determining the turn-on and turn-off 
instants of the PWM signal. The turn ratios of the PT, and 
PT2 are set to n,ln, = 20136, not only to reduce the 
output voltage sent to the CPLD but also to decrease the 
magnetization current required. Furthermore, the resistors, 
R I ,  = 1 kR and RI,  = 1 kR , are used not only to reset 
the flux of the PTI and PT2 but also to pull up the COMP3 
and COMP4 to the Vx. A h ,  there are two 1N4148 diodes, 
D4 and Dg, used to protect the CPLD from being 
destroyed by a negative spike noise, and two resistors, 
R, =5.1  kR and R,, :=5.1 kC2 , used not only to 
function as the loads of the PTI and PT? but also to 
always keep pulling down the I10 ports of the CPLD to 
the ground until the secondary power supply startup 
circuit is ready. 
E. Oscillator and CPLD 
As shown in Fig. 4, the external clock, CLK, created 
by the oscillator, is set to 8 MHz, i.e. the CLK period is 
tCLK = 0.125 p , which is used as the system clock of the 
CPLD. Moreover, the rising edge of the CLK is employed 
as a synchronously triggering signal. The purpose of the 
CPLD is to execute the logic operation, therefore the 
resulting signals from the peripherals are all sent to the 
CPLD to generate a proper PWM signal to drive the MI. 
In this case, an EPM7032S CPLD, made by Altera, has 
the capability of self-start as soon as the power feeds the 
CPLD. It is noted that '1' indicates that the bit's status is 
in the high voltage level and '0' implies that the bit's 
status is in the low voltage level. Before the converter 
enters into soft starting, the input voltage should be above 
the preset VI, lOV, corresponding to UVLO='l', and 
after this, the secondary power supply startup circuit 
gives a power good signal to the CPLD if the Vx, denoted 
in Fig. 1, is above 7 V, colrresponding to SPSPG =Ill. 
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Fig. 4. Flowchart of the proposed CPLD-bascd control 
Most of all, there are three counters, COUNTl with 
four bits, COUNT2 with five bits and COUNT3 with five 
bits. The COUNTl is used to control the minimum 
turn-off period of the MI  that is set to about two times of 
the period tp shown in (17), i.e. 2 ps , so as to give 
sufficient flux resetting time to the MT over the whole 
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range of loads. The COUNT2 is utilized to enhance the 
transient startuplload response, with the turn-on instant of 
the MI determined by the event that the turn-off period of 
the M1 is over 2.5 ps which starts to be calculated as 
soon as a maximum current limiting event occurs, that is 
to say, MCL =‘1’. Since the hysteresis voltage-controlled 
scheme possesses various switching frequencies under 
different loads in the DCM, the COUNT3 is employed to 
make the switching frequency f, close to 200kHz under 
any load in the steady state, by forcing the MI to turn on 
as soon as the turn-off period is over 4 ps . Moreover, 
these counters are reset if PWM=’I’, while they begin 
counting from zero if PWM=‘O’ . And, HIL=‘I‘ implies 
that the output voltage after the voltage sensing circuit 
touches the top of the actual hysteresis band ha, thereby 
turning off the MI, whereas LOL=’I’ denotes that the 
output voltage after the voltage sensing circuit touches 
the bottom of the ha, thus turning on the MI .  
1v. EXPERIMENTAL RESULTS 
To further demonstrate the validity of the proposed 
CPLD-based forward converter depicted in Fig. 1, the 
conventional UC3843-based forward converter under the 
same specifications is used as a comparison. The former 
adopts only single-loop control using the hysteresis 
voltage-controlled PWM scheme with the maximum 
current limiting, whereas the latter takes double-loop 
control using the peak current mode PWM control 
strategy. 
Fig. 5 shows the measured transient load response of 
the proposed CPLD-based control from no load to full 
load. The variation in the load current shown in Fig. 5(a) 
is larger than that from no load to full load, because the 
dynamic load is created by a MOSFET switch, which is 
utilized to conduct associated resistors. The resulting 
droop and recovery time are measured to be about 120 
mV and 15 ps respectively, as illustrated in Fig. 5(b). 
Moreover, the MCL event is actuated during the transient 
load period as shown in Fig. 5(c). However, under the 
same conditions described in Fig. 5, Fig. 6 shows the 
transient load response of the conventional 
UC3843-based control, where the resulting droop and 
recovery time are measured to be about 190 mV and 
600 ps respectively. As seen obviously, the droop of the 
proposed topology is three-fifths times of that of the 
conventional one and the recovery time of the proposed 
topology is one-fortieth times of that of the conventional 
one. This is because the proposed technique increases the 
overall bandwidth and hence reduces the system 
propagation delay. 
V. CONCLUSIONS 
Increasing the overall bandwidth of the forward 
converter and hence reducing its system propagation 
delay are considered to be the best method to upgrade its 
performance of the transient load response. Therefore, the 
CPLD-based control, together with the hysteresis 
voltage-controlled PWM scheme and the maximum 
current limiting is presented herein. The performance of 
the transient load response of the proposed CPLD-based 
forward converter only under single-loop control is 
demonstrated by the experimental results compared with 
those generated from the conventional UC3843-based 
forward converter under double-loop control. 
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Fig. 5. Mcasurcd transicnt load rcsponsc from no load to full load using 
the proposcd CPLD-bascd control: (a) load current Io; (b) output 
voltagc Vo; (e )  miximum currcnt limiting MCL cvcnt. 
c 
Fig. 6. Mcasurcd transicnt load rcsponsc from no load to full load 
using the convcntional UC3843-bascd control: 
(a) load current Io; (b) output voltagc Vo. 
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